We investigate the complexity of deciding, given a multiplication table representing a semigroup S, a subset X of S and an element t of S, whether t can be expressed as a product of elements of X. It is well-known that this problem is NL-complete and that the more general Cayley groupoid membership problem, where the multiplication table is not required to be associative, is P-complete. For groups, the problem can be solved in deterministic logspace which raised the question of determining the exact complexity of this variant. Barrington, Kadau, Lange and McKenzie showed that for Abelian groups and for certain solvable groups, the problem is contained in the complexity class FOLL and they concluded that these variants are not hard for any complexity class containing Parity. The more general case of arbitrary groups remained open. In this work, we show that for both groups and for commutative semigroups, the problem is solvable in qAC 0 (quasi-polynomial size circuits of constant depth with unbounded fan-in) and conclude that these variants are also not hard for any class containing Parity. Moreover, we prove that NL-completeness already holds for the classes of 0-simple semigroups and nilpotent semigroups. Together with our results on groups and commutative semigroups, this allows us to show that there is no natural complexity class which includes qAC 0 , is strictly contained in NL and corresponds to a restriction of the Cayley semigroup membership problem to a variety of semigroups. We also discuss applications of our technique to FOLL.
Introduction
The Cayley groupoid membership problem (sometimes also called the generation problem) asks, given a multiplication table representing a groupoid G, a subset X of G and an element t of G, whether t can be expressed as a product of elements of X. In 1976, Jones and Laaser showed that this problem is P-complete [18] . Barrington and McKenzie later studied natural subproblems and connected them to standard subclasses of P [8] .
When restricting the set of valid inputs to inputs with an associative multiplication table, the problem becomes NL-complete [19] . We will call this variant of the problem the Cayley semigroup membership problem and analyze its complexity when further restricting the semigroups encoded by the input. For a class of finite semigroups V, the Cayley semigroup membership problem for V is formally defined as follows.
CSM(V)
Input:
The Cayley table of a semigroup S ∈ V, a set X ⊆ S and an element t ∈ S Question: Is t in the subsemigroup of S generated by X?
The motivation for investigating this problem is two-fold. Firstly, there is a direct connection between the Cayley semigroup membership problem and decision problems for regular languages: a language L ⊆ Σ + is regular if and only if there exist a finite semigroup S, a morphism ϕ : Σ + → S and a set P ⊆ S such that L = ϕ −1 (P ). Thus, morphisms to finite semigroups can be seen as a way of encoding regular languages. For encoding such a semigroup, specifying the multiplication table is a natural choice. Deciding emptiness of a regular language represented by a morphism ϕ : Σ + → S to a finite semigroup S and a set P ⊆ S boils down to checking whether any of the elements from the set P is contained in the subsemigroup of S generated by the images of the letters of Σ under ϕ. Conversely, the Cayley semigroup membership problem is a special case of the emptiness problem for regular languages: an element t ∈ S is contained in the subsemigroup generated by a set X ⊆ S if and only if the language ϕ −1 (P ) with ϕ : X + → S, x → x and P = {t} is non-empty.
Secondly, we hope to get a better understanding of the connection between algebra and low-level complexity classes included in NL in a fashion similar to the results of [8] . In the past, several intriguing links between so-called varieties of finite semigroups and the computational complexity of algebraic problems for such varieties were made. For example, the fixed membership problem for a regular language was shown to be in AC 0 if its syntactic monoid is aperiodic, in ACC 0 if the syntactic monoid is solvable and NC 1 -complete otherwise [7, 9] . It is remarkable that in most results of this type, both the involved complexity classes and the algebraic varieties are natural. On a languagetheoretical level, varieties of finite semigroups correspond to subclasses of the regular languages closed under Boolean operations, quotients and inverse morphisms.
Related Work. We already mentioned the work of Jones and Laaser on the Cayley groupoid membership problem [18] , the work of Jones, Lien and Laaser on the Cayley semigroup membership problem [19] and the work of Barrington and McKenzie on subproblems thereof [8] . The semigroup membership problem and its restrictions to varieties of finite semigroups was also studied for other encodings of the input, such as matrix semigroups [2, 4, 6] or transformation semigroups [5, 11, 12, 13, 14, 16, 22] .
The group version of the Cayley semigroup membership problem (CSM(G), using our notation) was first investigated by Barrington and McKenzie in 1991 [8] . They observed that the problem is in symmetric log-space, which has been shown to be the same as deterministic log-space by Reingold in 2008 [21] , and suggested the problem might be complete for deterministic log-space. However, all attempts to obtain a hardness proof failed (in fact, their conjecture is shown to be false in this work). There was no progress in a long time until Barrington, Kadau, Lange and McKenzie showed that for Abelian and nilpotent groups, the problem lies in the complexity class FOLL and thus, cannot be hard for any complexity class containing Parity in 2001 [10] . The case of arbitrary groups remained open.
Our Contributions. We generalize previous results on Abelian groups to arbitrary commutative semigroups. Then, using novel techniques, we show that the Cayley semigroup membership problem for the variety of groups G is contained in qAC 0 and thus, cannot be hard for any class containing Parity. Our approach relies on the existence of succinct representations of group elements by algebraic circuits. More precisely, it uses the fact that every element of a group G can be computed by an algebraic circuit of size O(log 3 |G|) over any set of generators. Since in the Cayley semigroup membership problem, the algebraic structure is not fixed, we introduce so-called Cayley circuits, which are similar to regular algebraic circuits but expect the finite semigroup to be given as part of the input. We prove that these Cayley circuits can be simulated by sufficiently small unbounded fan-in Boolean circuits. We then use this kind of simulation to evaluate all Cayley circuits, up to a certain size, in parallel.
By means of a closer analysis and an extension of the technique used by Jones, Lien and Laaser in [19] , we also show that the Cayley semigroup membership problem remains NLcomplete when restricting the input to 0-simple semigroups or to nilpotent semigroups.
Combining our results, we show that there is no class of languages C closed under union such that qAC 0 ⊆ C NL and such that any maximal class of semigroups, for which the Cayley semigroup membership problem is in C, forms a variety of finite semigroups.
Finally, we discuss the extent to which our approach can be used to establish membership of Cayley semigroup membership variants to the complexity class FOLL. Here, instead of simulating all circuits in parallel, we use an idea based on repeated squaring. This technique generalizes some of the main concepts used in [10] . We also illustrate parallels between FOLL and qAC 0 and their relationships to other complexity classes.
Preliminaries
Algebra. A semigroup T is a subsemigroup of S if T is a subset of S closed under multiplication. The direct product of two semigroups S and T is the Cartesian product S × T equipped with componentwise multiplication. A subsemigroup of a direct product is also called subdirect product. A semigroup T is a quotient of a semigroup S if there exists a surjective morphism ϕ : S → T .
A variety of finite semigroups is a class of finite semigroups which is closed under finite subdirect products and under quotients. Since we are only interested in finite semigroups, we will henceforth use the term variety for a variety of finite semigroups. Note that in the literature, such classes of semigroups are often called pseudovarieties, as opposed to Birkhoff varieties which are also closed under infinite subdirect products. The following varieties play an important role in this paper:
• G, the class of all finite groups,
• Ab, the class of all finite Abelian groups,
• Com, the class of all finite commutative semigroups,
• N, the class of all finite nilpotent semigroups, i.e., semigroups where the only idempotent is a zero element.
The join of two varieties V and W, denoted by V∨ W, is the smallest variety containing both V and W. A semigroup S is 0-simple if it contains a zero element 0 and if for each s ∈ S \ {0}, one has SsS = S. The class of finite 0-simple semigroups does not form a variety.
Complexity. We assume familiarity with standard definitions from circuit complexity. A function has quasi-polynomial growth if it is contained in 2 O(log c n) for some fixed c ∈ N. Throughout the paper, we consider the following unbounded fan-in Boolean circuit families:
• AC 0 , languages decidable by circuit families of depth O(1) and polynomial size,
• qAC 0 , languages decidable by circuit families of depth O(1) and quasi-polynomial size,
• FOLL, languages decidable by circuit families of depth O(log log n) and polynomial size,
• AC 1 , languages decidable by circuit families of depth O(log n) and polynomial size.
We allow NOT gates but do not count them when measuring the depth or the size of a circuit. We will also briefly refer to the complexity classes ACC 0 , TC 0 , NC 1 , L and NL. It is known that the Parity function cannot be computed by AC 0 , FOLL or qAC 0 circuits. This follows directly from Håstad's and Yao's famous lower bound results [17, 24] , which state that the number of Boolean gates required for a depth-d circuit to compute Parity is exponential in n 1/(d−1) .
The small distance connectivity problem STConn(k(n)) asks, given a directed graph with n vertices and two distinguished vertices s and t, whether there exists a path of length at most k(n) from s to t. For k(n) = n − 1, the problem is often also called reachability problem and denoted by STConn instead of STConn(n − 1).
Hardness Results
Before looking at parallel algorithms for the Cayley semigroup membership problem, we establish two new NL-hardness results. To this end, we first analyze the construction already used by Jones, Lien and Laaser [19] . It turns out that the semigroups used in their reductions are 0-simple which leads to the following result. Proof. To keep the proof self-contained, we briefly describe the reduction from STConn to the Cayley semigroup membership problem given in [19] .
Let G = (V, E) be a directed graph. We construct a semigroup on the set S = V × V ∪ {0} where 0 is a zero element and the multiplication rule for the remaining elements is
In order to prove NL-completeness for another common class of semigroups, we need a slightly more advanced construction reminiscent of the "layer technique", which is usually used to show that STConn remains NL-complete when the inputs are acyclic graphs.
Proof. Following the proof of Theorem 1, we describe an AC 0 reduction of STConn to CSM(N).
Let G = (V, E) be a directed graph with n vertices. We construct a semigroup on the set S = V × {1, . . . , n − 1} × V ∪ {0} where 0 is a zero element and the multiplication rule for the remaining elements is
if and only if t is reachable (in less than n steps) from s in G. Clearly, the zero element is the only idempotent in S, so S is nilpotent. Also, it is readily verified that the reduction can be performed by an AC 0 circuit family.
Parallel Algorithms for Cayley Subsemigroup Membership
Algebraic circuits can be used as a succinct representation of elements in an algebraic structure. This idea will be the basis of the proof that CSM(G) is in qAC 0 . Unlike in usual algebraic circuits, in the context of the Cayley semigroup membership problem, the algebraic structure is not fixed but given as part of the input. We will introduce so-called Cayley circuits to deal with this setting. Since these circuits will be used for the Cayley semigroup membership problem only, we confine ourselves to cases where the algebraic structure is a finite semigroup.
Cayley Circuits
A Cayley circuit is a directed acyclic graph with topologically ordered vertices such that each vertex has in-degree 0 or 2. In the following, to avoid technical subtleties when squaring an element, we allow multi-edges. The vertices of a Cayley circuit are called gates. The vertices with in-degree 0 are called input gates and vertices with in-degree 2 are called product gates. Each Cayley circuit also has a designated gate of out-degree 0, called the output gate. For simplicity, we assume that the output gate always corresponds to the maximal gate with regard to the vertex order. The size of a Cayley circuit C, denoted by |C|, is the number of gates of C. An input to a Cayley circuit C with k input gates consists of a finite semigroup S and elements x 1 , . . . , x k of S. Given such an input, the value of the i-th input gate is x i and the value of a product gate, whose predecessors have values x and y, is the product x · y in S. The value of the circuit C is the value of its output gate. We will denote the value of C under a finite semigroup S and elements
A Cayley circuit can be seen as a circuit in the usual sense: the finite semigroup S and the input gate values are given as part of the input and the functions computed by product gates map a tuple, consisting of semigroup S and two elements of S, to another element of S. We say that a Cayley circuit with k input gates can be simulated by a family of unbounded fan-in Boolean circuits (C n ) n∈N if, given the encodings of a finite semigroup S and of elements x 1 , . . . , x k of S of total length n, the circuit C n computes the encoding of C(S, x 1 , . . . , x k ). For a semigroup S with N elements, we assume that the elements of S are encoded by the integers {0, . . . , N − 1} such that the encoding of a single element uses ⌈log N ⌉ bits. The semigroup itself is given as a multiplication table with N 2 entries of ⌈log N ⌉ bits each. Proposition 3. Let C be a Cayley circuit of size m. Then, C can be simulated by a family of unbounded fan-in constant depth Boolean circuits (C n ) n∈N such that |C n | n m for sufficiently large n.
Proof. Let C be a Cayley circuit with k input gates and m − k product gates. We want to construct a Boolean circuit which can be used for all finite semigroups S with a fixed number of elements N . The input to such a circuit consists of n = (N 2 + k) ⌈log N ⌉ bits.
A single product gate can be simulated by a unbounded fan-in Boolean circuit of depth 2 and size N 2 ⌈log N ⌉ + ⌈log N ⌉ n as follows: using N 2 ⌈log N ⌉ AND gates (with additional NOT gates at some of the incoming wires), we can filter all entries of the multiplication table such that only the entry corresponding to the result of the multiplication survives -all other entries are zeroed out. We then perform a bitwise OR of all the resulting ⌈log N ⌉-bit values. For each vector (y 1 , . . . , y m ) ∈ S m , one can construct a constant-depth circuit which checks whether, for each i ∈ {1, . . . , m}, the value of the i-th gate of C is y i under the given input. This is achieved by hard-coding the encoding of the elements (y 1 , . . . , y m ), computing m products in parallel and comparing each of the results with the corresponding y i . At the same time, if the i-th gate is the j-th input gate of C, then y i is compared to the encoding of j-th input element. The results of all comparisons are fed into a single AND gate. This circuit has depth 6 and size mn + (m + k) · 3 ⌈log N ⌉ + 1 4mn.
To obtain a Boolean circuit simulating C, we run these circuits for all vectors of the form (y 1 , . . . , y m ) ∈ S m in parallel, AND the output of each such circuit with every single bit of the corresponding value y m and perform a bit-wise OR of each of the resulting ⌈log N ⌉-bit values. This final circuit has depth 8 and size at most N m (4mn+⌈log N ⌉)+1, which is smaller than n m if n is large enough.
The Poly-Logarithmic Circuits Property
When analyzing the complexity of CSM(Ab), Barrington et al. introduced the so-called logarithmic power basis property. A class of semigroups has the logarithmic power basis property if any set of generators X for a semigroup S of cardinality N from the family has the property that every element of S can be written as a product of at most log(N ) many powers of elements of X. In [10] , it was shown that the class of Abelian groups has the logarithmic power basis property. Using a different technique, this result can easily be extended to arbitrary commutative semigroups. Proof. Suppose that S is a commutative semigroup of size N and let X be a set of generators for S. Let y ∈ S be an arbitrary element. We choose k ∈ N to be the smallest value such that there exist elements x 1 , . . . , x k ∈ X and integers i 1 , . . . , i k ∈ N with y = x i 1 1 · · · x i k k . Assume, for the sake of contradiction, that k > log(N ). The power set P({1, . . . , k}) forms a semigroup when equipped with set union as binary operation. Consider the morphism h : P({1, . . . , k}) → S defined by h({j}) = x i j j for all j ∈ {1, . . . , k}. This morphism is well-defined because S is commutative.
Since |P({1, . . . , k})| = 2 k > 2 log(N ) = |S|, we know by the pigeon hole principle that there exist two sets K 1 , K 2 ⊆ {1, . . . , k} with K 1 = K 2 and h(K 1 ) = h(K 2 ). We may assume, without loss of generality, that there exists some j ∈ K 1 \ K 2 . Now, because
and since neither K 2 nor {1, . . . , k} \ K 1 contain j, we know that y can be written as a product of powers of elements x i with 1 i k and i = j, contradicting the choice of k.
For the analysis of arbitrary groups, we introduce a more general concept. It is based on the idea that algebraic circuits (Cayley circuits with fixed inputs) can be used for succinct representations of semigroup elements.
Example 1.
Let e ∈ N be a positive integer. Then, one can construct a Cayley circuit of size at most 2 ⌈log e⌉ which computes, given a finite semigroup S and an element x ∈ S as input, the power x e in S. If e = 1, the circuit only consists of the input gate. If e is even, the circuit is obtained by taking the circuit for e/2, adding a product gate and creating two edges from the output gate of the circuit for e/2 to the new gate. If e is odd, the circuit is obtained by taking the circuit for e − 1 and connecting it to a new product gate. In this case, the second incoming edge for the new gate comes from the input gate.
A class of semigroups has the poly-logarithmic circuits property if there exists a constant c ∈ N such that for each semigroup S of cardinality N from the class, for each subset X of S and for each y in the subsemigroup generated by X, there exists a Cayley circuit C of size log c (N ) with k input gates and there exist x 1 , . . . , x k ∈ X such that C(S, x 1 , . . . , x k ) = y.
Proposition 5. Let V be a family of semigroups which is closed under subsemigroups and has the logarithmic power basis property. Then V has the poly-logarithmic circuits property.
Proof. Let X be a subset of a semigroup S of cardinality N . Let y be in the subsemigroup generated by X. Then, we have y = x i 1 1 · · · x i k k for some x 1 , . . . , x k ∈ X with k log(N ) and i 1 , . . . , i k ∈ N. By the pigeon hole principle, we may assume without loss of generality that 1 i 1 , . . . , i k N . Using the method from Example 1, one can construct Cayley circuits C 1 , . . . , C k of size at most 2 ⌈log N ⌉ such that C j (S, x) = x i j for all j ∈ {1, . . . , k} and x ∈ S. Using k − 1 additional product gates, these circuits can be combined to a single circuit C with C(S, x 1 , . . . , x k ) = x i 1 1 · · · x i k k = y. In total, the resulting circuit consists of k · 2 ⌈log N ⌉ + k − 1 < 5 log 2 (N ) gates.
Let G be a finite group and let X be a subset of G. A sequence (g 1 , . . . , g ℓ ) of elements of G is a straight-line program over X if for each i ∈ {1, . . . , ℓ}, we have g i ∈ X or g i = g −1 p or g i = g p g q for some p, q < i. The number ℓ is the length of the straight-line program and the elements of the sequence are said to be generated by the straight-line program. The following result by Babai and Szemerédi [6] is commonly known as Reachability Lemma.
Lemma 6 (Reachability Lemma). Let G be a finite group and let X be a set of generators of G. Then, for each element t ∈ G, there exists a straight-line program over X generating t which has length at most (log |G| + 1) 2 .
The proof of this lemma is based on a technique called "cube doubling". For details, we refer to [3] . It is now easy to see that groups admit poly-logarithmic circuits.
Lemma 7. The variety G has the poly-logarithmic circuits property.
Proof. Let G be a group of order N , let X be a subset of G and let y be an element in the subgroup of G generated by X. By Lemma 6, we know that there exists a straightline program (g 1 , . . . , g ℓ ) over X with ℓ (log(N ) + 1) 2 and g ℓ = y. We may assume that the elements g 1 , . . . , g ℓ are pairwise distinct. It suffices to describe how to convert this straight-line program into a Cayley circuit C and values x 1 , . . . , x k ∈ X such that C (S, x 1 , . . . , x k ) = y.
We start with an empty circuit and with k = 0 and process the elements of the straightline program left to right. For each element g i , we add gates to the circuit. The output gate of the circuit obtained after processing the element g i will be called the g i -gate.
If the current element g i is contained in X, we increment k, add a new input gate to the circuit and let x k = g i . If the current element g i can be written as a product g p g q with p, q < i, we add a new product gate to the circuit and connect the g p -gate as well as the g q -gate to this new gate. If the current element g i is an inverse g −1 p with p < i, we take a circuit C ′ with 2 ⌈log N ⌉ gates and with C ′ (G, x) = x N −1 for all x ∈ S. Such a circuit can be built by using the powering technique illustrated in Example 1. We add C ′ to C, replacing its input gate by an edge coming from the g p -gate.
The resulting circuit has size at most (log(N ) + 1) 2 · 2 ⌈log N ⌉ 2(log(N ) + 1) 3 .
We will now show that for classes of semigroups with the poly-logarithmic circuits property, one can solve the Cayley semigroup membership problem in qAC 0 .
Theorem 8. Let V be a class of semigroups with the poly-logarithmic circuits property.
Then CSM(V) is in qAC 0 .
Proof. We construct a family of unbounded fan-in constant-depth Boolean circuits with quasi-polynomial size, deciding, given the multiplication table of a semigroup S ∈ V, a set X ⊆ S and an element t ∈ S as inputs, whether t is in the subsemigroup generated by X.
Since V has the poly-logarithmic circuits property, we know that, for some constant c ∈ N, the element t is in the subsemigroup generated by X if and only if there exist a Cayley circuit C of size log c (n) and inputs x 1 , . . . , x k ∈ X such that C(S, x 1 , . . . , x k ) = t. There are at most (log c (n) · log c (n)) log c (n) = 2 log c (n) log(2c log n) different Cayley circuits of this size. Let us consider one of these Cayley circuits C. Suppose that C has k input gates. By Proposition 3, there exists a unbounded fan-in constant-depth Boolean circuit of size O(n log c n ) = O(2 log c+1 n ) deciding on input S and elements x 1 , . . . , x k ∈ S whether C(S, x 1 , . . . , x k ) = t. There are at most n k n log c n = 2 log c+1 n possibilities of connecting (not necessarily all) input gates corresponding to the elements of X to this simulation circuit.
Thus, we can check for all Cayley circuits of the given size and all possible input assignments in parallel, whether the value of the corresponding circuit is t, and feed the results of all these checks into a single OR gate to obtain a quasi-polynomial-size Boolean circuit.
In conjunction with Lemma 4 and Lemma 7, we immediately obtain the following corollary. As stated in the preliminaries, problems in qAC 0 cannot be hard for any complexity class containing Parity. Thus, we also obtain the following statement.
Corollary 10. Let V be a class of semigroups with the poly-logarithmic circuits property, such as the variety of groups G or the variety of commutative semigroups Com. Then CSM(V) is not hard for any complexity class containing Parity, such as ACC 0 , TC 0 , NC 1 , L or NL.
The Complexity Landscape of Cayley Semigroup Membership
Our hardness results and qAC 0 -algorithms have an immediate consequence on algebraic properties of maximal classes of finite semigroups for which the Cayley semigroup membership problem can be decided in qAC 0 . It relies on the following result, which can be seen as a consequence of [1] and the fact that the zero element in a semigroup is always central. For completeness, we provide a short and self-contained proof.
Proof. We show that every finite nilpotent semigroup is a quotient of a subdirect product of a finite group and a finite commutative semigroup. Note that in a finite nilpotent semigroup S, there exists an integer e 0 such that for each x ∈ S, the power x e is the zero element. Let T = {1, . . . , e} be the commutative semigroup with the product of two elements i and j defined as min {i + j, e}.
Let G be a finite group generated by the set X of non-zero elements of S such that no two products of less than e elements of X evaluate to the same element of G. Such a group exists because the free group over X is residually finite [20] .
Let U be the subsemigroup of G × T generated by {(x, 1) | x ∈ X}. Now, we define a mapping ϕ : U → S as follows. Each element of the form (g, e) is mapped to zero. For every (g, ℓ) with ℓ < e, there exists, by choice of G and by the definition of U , a unique factorization g = x 1 · · · x ℓ with x 1 , . . . , x ℓ ∈ X. We map (g, ℓ) to the product x 1 · · · x ℓ evaluated in S. It is straightforward to verify that ϕ is a surjective morphism and thus, S is a quotient of U . Corollary 12. There exist two varieties V and W such that both CSM(V) and CSM(W) are contained in qAC 0 (and thus not hard for any class containing Parity) but CSM(V∨ W) is NL-complete.
The corollary is a direct consequence of the previous proposition, Corollary 9 and Theorem 2. As was observed in [10] already, Cayley semigroup problems seem to have "strange complexity". The previous result makes this intuition more concrete and suggests that it is difficult to find "nice" descriptions of maximal classes of semigroups for which the Cayley semigroup membership problem is in a complexity class between qAC 0 and NL.
Connections to FOLL
In a first attempt to solve outstanding complexity questions related to the Cayley semigroup membership problem, Barrington et al. introduced the complexity class FOLL. The approach presented in the present paper is quite different. This raises the question of whether our techniques can be used to design FOLL-algorithms for Cayley semigroup membership and, more generally, what the relationship between the complexity classes FOLL and qAC 0 is.
By definition, the inclusions AC 0 ⊆ FOLL ⊆ AC 1 and AC 0 ⊆ qAC 0 hold. Beyond that, as pointed out in [10] , it already follows from [23] that AC 0 FOLL. The lower bounds established in [17, 24] also imply AC 0 qAC 0 . Neither FOLL nor qAC 0 coincide with any complexity class containing Parity, such as ACC 0 , TC 0 , NC 1 , L, NL or AC 1 .
It is remarkable that FOLL and qAC 0 have very similar behavior when it comes to known upper bounds and lower bounds for small distance connectivity. The standard approach of repeated squaring shows that for each c ∈ N, both FOLL and qAC 0 contain STConn(log c n). By the state-of-the-art lower bounds from [15] , a Boolean circuit family of depth d deciding STConn(k(n)) must have size n Ω((k(n)) 1/d /d) . Consequently, when considering quasi-polynomial circuit families of constant depth d, we can decide connectivity by paths of length k(n) only if n C·(k(n)) 1/d /d 2 log c n , i.e.,
for constants c, C ∈ N. This means that path lengths growing at most poly-logarithmically in the size of the graph are exactly the lengths for which small distance connectivity can be decided in qAC 0 . Analogously, for Boolean circuit families of depth D · log log(n) and polynomial size, we obtain C · (k(n)) 1/(D log log n) /(D log log n) c, i.e., k(n) cD C log log n D log log n = (log n) D log( cD C log log n) ∈ (log n) Θ(log log log n)
where c, C ∈ N are again constants. Thus, for FOLL, a gap between paths of polylogarithmic length and paths of length (log n) Θ(log log log n) remains. Nevertheless, the gap seems small enough to indicate that qAC 0 and FOLL may have similar computational power. This leads us back to the question of whether our methods can be adapted for FOLL. Designing an FOLL-algorithm for arbitrary classes of semigroups with the polylogarithmic circuits property seems difficult. However, for certain special cases, there is an interesting approach, based on the repeated squaring technique. We sketch one such special case.
For a Cayley circuit, the width of a topological ordering (v 1 , . . . , v m ) of the gates is the smallest number w ∈ N such that for each i ∈ {1, . . . , m − 1}, at most w product gates from the set A i = {v 1 , . . . , v i } are connected to gates in B i = {v i+1 , . . . , v m }. Let C i be the set of product gates, which belong to A i and are connected to gates in B i . The subcircuit induced by A i can be interpreted as a Cayley circuit computing multiple output values C i . The subcircuit induced by B i can be seen as a circuit which, in addition to the input gates of the original circuit, uses the gates from C i as input gates. The width of a Cayley circuit is the smallest width of a topological ordering of its gates. Let us fix some width w ∈ N.
We introduce a predicate P (z 1 , . . . , z w , y 1 , . . . , y w , i) which is true if there exists a Cayley circuit of width at most w and size at most 2 i with w additional input gates and w additional passthrough gates (which have in-degree 1 and replicate the value of their predecessors), such that the elements y 1 , . . . , y w ∈ S occur as values of the passthrough gates when using z 1 , . . . , z w ∈ S as values for the additional input gates and using any subset of the original inputs X as values for the remaining input gates. The additional input gates (resp. passthrough gates) are not counted when measuring the circuit size but are considered as product gates when measuring width and they have to be the first (resp. last) gates in all topological orderings considered for width measurement. For each fixed i, there are only n 2w such predicates. The truth value of a predicate with i = 0 can be computed by a constant-depth unbounded fan-in Boolean circuit of polynomial size. This is achieved by computing all binary products of the elements z 1 , . . . , z w and elements of the input set X. For i 1, the predicate P (z 1 , . . . , z w , y 1 , . . . , y w , i) is true if and only if there exist z ′ 1 , . . . , z ′ w ∈ S such that both P (z 1 , . . . , z w , z ′ 1 , . . . , z ′ w , i − 1) and P (z ′ 1 , . . . , z ′ w , y 1 , . . . , y w , i − 1) are true. Having the truth values of all tuples for i − 1 at hand, this can be checked with a polynomial number of gates in constant depth because there are only n w different vectors (z ′ 1 , . . . , z ′ w ) ∈ S w . For a class of semigroups with Cayley circuits of bounded width and poly-logarithmic size, we obtain a circuit family of depth O(log log n) deciding Cayley semigroup membership: the predicates are computed for increasing values of i, until i exceeds the logarithm of an upper bound for the Cayley circuit size and then, we return P (x, . . . , x, t, . . . , t, i) for the element t given in the input and for an arbitrary x ∈ X. It is worth noting that the circuits constructed in the proof of Proposition 5 have width at most 2, so our FOLL-algorithm is a generalization of the Double-Barrelled Recursive Strategy and the proof that CSM(Ab) ∈ FOLL presented in [10] . In particular, the procedure above yields a self-contained proof of the following result.
Theorem 13. Let V be a class of semigroups which is closed under taking subsemigroups and has the logarithmic power basis property (e.g. V = Com). Then CSM(V) is in FOLL.
Summary and Outlook
We provided new insights into the complexity of the Cayley semigroup membership problem for classes of finite semigroups, giving parallel algorithms for the variety of commutative semigroups and the variety of groups. We also showed that a maximal class of semigroups with Cayley semigroup membership decidable by qAC 0 circuits does not form a variety. Afterwards, we discussed links between the complexity classes FOLL and qAC 0 .
It is tempting to ask whether one can find nice connections between algebra and the complexity of the Cayley semigroup membership problem by conducting a more fine-grained analysis. For example, it is easy to see that for the varieties of rectangular bands and semilattices, the Cayley semigroup membership problem is in AC 0 . Does the maximal class of finite semigroups, for which the Cayley semigroup membership problem is in AC 0 , form a variety of semigroups? Is it possible to show that AC 0 does not contain CSM(G)? Potential approaches to tackling the latter question are reducing small distance connectivity for paths of non-constant length to CSM(G) or developing a suitable switching lemma. Another related question is whether there are classes of semigroups for which the Cayley semigroup membership problem cannot be NL-hard but, at the same time, is not contained within qAC 0 .
Moreover, it would be interesting to see whether the Cayley semigroup membership problem can be shown to be in FOLL for all classes of semigroups with the polylogarithmic circuits property. More generally, investigating the relation between FOLL and qAC 0 , as well as their relationships to other complexity classes, is an interesting subject for future research.
